structure.oebin 22 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653
  1. {
  2. "GUI version": "0.4.4.1",
  3. "continuous": [
  4. {
  5. "folder_name": "Rhythm_FPGA-100.0/",
  6. "sample_rate": 30000,
  7. "source_processor_name": "Rhythm FPGA",
  8. "source_processor_id": 100,
  9. "source_processor_sub_idx": 0,
  10. "recorded_processor": "Rhythm FPGA",
  11. "recorded_processor_id": 100,
  12. "num_channels": 32,
  13. "channels": [
  14. {
  15. "channel_name": "CH1",
  16. "description": "Headstage data channel",
  17. "identifier": "genericdata.continuous",
  18. "history": "Rhythm FPGA",
  19. "bit_volts": 0.19499999284744263,
  20. "units": "uV",
  21. "source_processor_index": 0,
  22. "recorded_processor_index": 0
  23. },
  24. {
  25. "channel_name": "CH2",
  26. "description": "Headstage data channel",
  27. "identifier": "genericdata.continuous",
  28. "history": "Rhythm FPGA",
  29. "bit_volts": 0.19499999284744263,
  30. "units": "uV",
  31. "source_processor_index": 1,
  32. "recorded_processor_index": 1
  33. },
  34. {
  35. "channel_name": "CH3",
  36. "description": "Headstage data channel",
  37. "identifier": "genericdata.continuous",
  38. "history": "Rhythm FPGA",
  39. "bit_volts": 0.19499999284744263,
  40. "units": "uV",
  41. "source_processor_index": 2,
  42. "recorded_processor_index": 2
  43. },
  44. {
  45. "channel_name": "CH4",
  46. "description": "Headstage data channel",
  47. "identifier": "genericdata.continuous",
  48. "history": "Rhythm FPGA",
  49. "bit_volts": 0.19499999284744263,
  50. "units": "uV",
  51. "source_processor_index": 3,
  52. "recorded_processor_index": 3
  53. },
  54. {
  55. "channel_name": "CH5",
  56. "description": "Headstage data channel",
  57. "identifier": "genericdata.continuous",
  58. "history": "Rhythm FPGA",
  59. "bit_volts": 0.19499999284744263,
  60. "units": "uV",
  61. "source_processor_index": 4,
  62. "recorded_processor_index": 4
  63. },
  64. {
  65. "channel_name": "CH6",
  66. "description": "Headstage data channel",
  67. "identifier": "genericdata.continuous",
  68. "history": "Rhythm FPGA",
  69. "bit_volts": 0.19499999284744263,
  70. "units": "uV",
  71. "source_processor_index": 5,
  72. "recorded_processor_index": 5
  73. },
  74. {
  75. "channel_name": "CH7",
  76. "description": "Headstage data channel",
  77. "identifier": "genericdata.continuous",
  78. "history": "Rhythm FPGA",
  79. "bit_volts": 0.19499999284744263,
  80. "units": "uV",
  81. "source_processor_index": 6,
  82. "recorded_processor_index": 6
  83. },
  84. {
  85. "channel_name": "CH8",
  86. "description": "Headstage data channel",
  87. "identifier": "genericdata.continuous",
  88. "history": "Rhythm FPGA",
  89. "bit_volts": 0.19499999284744263,
  90. "units": "uV",
  91. "source_processor_index": 7,
  92. "recorded_processor_index": 7
  93. },
  94. {
  95. "channel_name": "CH25",
  96. "description": "Headstage data channel",
  97. "identifier": "genericdata.continuous",
  98. "history": "Rhythm FPGA",
  99. "bit_volts": 0.19499999284744263,
  100. "units": "uV",
  101. "source_processor_index": 24,
  102. "recorded_processor_index": 24
  103. },
  104. {
  105. "channel_name": "CH26",
  106. "description": "Headstage data channel",
  107. "identifier": "genericdata.continuous",
  108. "history": "Rhythm FPGA",
  109. "bit_volts": 0.19499999284744263,
  110. "units": "uV",
  111. "source_processor_index": 25,
  112. "recorded_processor_index": 25
  113. },
  114. {
  115. "channel_name": "CH27",
  116. "description": "Headstage data channel",
  117. "identifier": "genericdata.continuous",
  118. "history": "Rhythm FPGA",
  119. "bit_volts": 0.19499999284744263,
  120. "units": "uV",
  121. "source_processor_index": 26,
  122. "recorded_processor_index": 26
  123. },
  124. {
  125. "channel_name": "CH28",
  126. "description": "Headstage data channel",
  127. "identifier": "genericdata.continuous",
  128. "history": "Rhythm FPGA",
  129. "bit_volts": 0.19499999284744263,
  130. "units": "uV",
  131. "source_processor_index": 27,
  132. "recorded_processor_index": 27
  133. },
  134. {
  135. "channel_name": "CH29",
  136. "description": "Headstage data channel",
  137. "identifier": "genericdata.continuous",
  138. "history": "Rhythm FPGA",
  139. "bit_volts": 0.19499999284744263,
  140. "units": "uV",
  141. "source_processor_index": 28,
  142. "recorded_processor_index": 28
  143. },
  144. {
  145. "channel_name": "CH30",
  146. "description": "Headstage data channel",
  147. "identifier": "genericdata.continuous",
  148. "history": "Rhythm FPGA",
  149. "bit_volts": 0.19499999284744263,
  150. "units": "uV",
  151. "source_processor_index": 29,
  152. "recorded_processor_index": 29
  153. },
  154. {
  155. "channel_name": "CH31",
  156. "description": "Headstage data channel",
  157. "identifier": "genericdata.continuous",
  158. "history": "Rhythm FPGA",
  159. "bit_volts": 0.19499999284744263,
  160. "units": "uV",
  161. "source_processor_index": 30,
  162. "recorded_processor_index": 30
  163. },
  164. {
  165. "channel_name": "CH32",
  166. "description": "Headstage data channel",
  167. "identifier": "genericdata.continuous",
  168. "history": "Rhythm FPGA",
  169. "bit_volts": 0.19499999284744263,
  170. "units": "uV",
  171. "source_processor_index": 31,
  172. "recorded_processor_index": 31
  173. },
  174. {
  175. "channel_name": "CH33",
  176. "description": "Headstage data channel",
  177. "identifier": "genericdata.continuous",
  178. "history": "Rhythm FPGA",
  179. "bit_volts": 0.19499999284744263,
  180. "units": "uV",
  181. "source_processor_index": 32,
  182. "recorded_processor_index": 32
  183. },
  184. {
  185. "channel_name": "CH34",
  186. "description": "Headstage data channel",
  187. "identifier": "genericdata.continuous",
  188. "history": "Rhythm FPGA",
  189. "bit_volts": 0.19499999284744263,
  190. "units": "uV",
  191. "source_processor_index": 33,
  192. "recorded_processor_index": 33
  193. },
  194. {
  195. "channel_name": "CH35",
  196. "description": "Headstage data channel",
  197. "identifier": "genericdata.continuous",
  198. "history": "Rhythm FPGA",
  199. "bit_volts": 0.19499999284744263,
  200. "units": "uV",
  201. "source_processor_index": 34,
  202. "recorded_processor_index": 34
  203. },
  204. {
  205. "channel_name": "CH36",
  206. "description": "Headstage data channel",
  207. "identifier": "genericdata.continuous",
  208. "history": "Rhythm FPGA",
  209. "bit_volts": 0.19499999284744263,
  210. "units": "uV",
  211. "source_processor_index": 35,
  212. "recorded_processor_index": 35
  213. },
  214. {
  215. "channel_name": "CH37",
  216. "description": "Headstage data channel",
  217. "identifier": "genericdata.continuous",
  218. "history": "Rhythm FPGA",
  219. "bit_volts": 0.19499999284744263,
  220. "units": "uV",
  221. "source_processor_index": 36,
  222. "recorded_processor_index": 36
  223. },
  224. {
  225. "channel_name": "CH38",
  226. "description": "Headstage data channel",
  227. "identifier": "genericdata.continuous",
  228. "history": "Rhythm FPGA",
  229. "bit_volts": 0.19499999284744263,
  230. "units": "uV",
  231. "source_processor_index": 37,
  232. "recorded_processor_index": 37
  233. },
  234. {
  235. "channel_name": "CH39",
  236. "description": "Headstage data channel",
  237. "identifier": "genericdata.continuous",
  238. "history": "Rhythm FPGA",
  239. "bit_volts": 0.19499999284744263,
  240. "units": "uV",
  241. "source_processor_index": 38,
  242. "recorded_processor_index": 38
  243. },
  244. {
  245. "channel_name": "CH40",
  246. "description": "Headstage data channel",
  247. "identifier": "genericdata.continuous",
  248. "history": "Rhythm FPGA",
  249. "bit_volts": 0.19499999284744263,
  250. "units": "uV",
  251. "source_processor_index": 39,
  252. "recorded_processor_index": 39
  253. },
  254. {
  255. "channel_name": "CH57",
  256. "description": "Headstage data channel",
  257. "identifier": "genericdata.continuous",
  258. "history": "Rhythm FPGA",
  259. "bit_volts": 0.19499999284744263,
  260. "units": "uV",
  261. "source_processor_index": 56,
  262. "recorded_processor_index": 56
  263. },
  264. {
  265. "channel_name": "CH58",
  266. "description": "Headstage data channel",
  267. "identifier": "genericdata.continuous",
  268. "history": "Rhythm FPGA",
  269. "bit_volts": 0.19499999284744263,
  270. "units": "uV",
  271. "source_processor_index": 57,
  272. "recorded_processor_index": 57
  273. },
  274. {
  275. "channel_name": "CH59",
  276. "description": "Headstage data channel",
  277. "identifier": "genericdata.continuous",
  278. "history": "Rhythm FPGA",
  279. "bit_volts": 0.19499999284744263,
  280. "units": "uV",
  281. "source_processor_index": 58,
  282. "recorded_processor_index": 58
  283. },
  284. {
  285. "channel_name": "CH60",
  286. "description": "Headstage data channel",
  287. "identifier": "genericdata.continuous",
  288. "history": "Rhythm FPGA",
  289. "bit_volts": 0.19499999284744263,
  290. "units": "uV",
  291. "source_processor_index": 59,
  292. "recorded_processor_index": 59
  293. },
  294. {
  295. "channel_name": "CH61",
  296. "description": "Headstage data channel",
  297. "identifier": "genericdata.continuous",
  298. "history": "Rhythm FPGA",
  299. "bit_volts": 0.19499999284744263,
  300. "units": "uV",
  301. "source_processor_index": 60,
  302. "recorded_processor_index": 60
  303. },
  304. {
  305. "channel_name": "CH62",
  306. "description": "Headstage data channel",
  307. "identifier": "genericdata.continuous",
  308. "history": "Rhythm FPGA",
  309. "bit_volts": 0.19499999284744263,
  310. "units": "uV",
  311. "source_processor_index": 61,
  312. "recorded_processor_index": 61
  313. },
  314. {
  315. "channel_name": "CH63",
  316. "description": "Headstage data channel",
  317. "identifier": "genericdata.continuous",
  318. "history": "Rhythm FPGA",
  319. "bit_volts": 0.19499999284744263,
  320. "units": "uV",
  321. "source_processor_index": 62,
  322. "recorded_processor_index": 62
  323. },
  324. {
  325. "channel_name": "CH64",
  326. "description": "Headstage data channel",
  327. "identifier": "genericdata.continuous",
  328. "history": "Rhythm FPGA",
  329. "bit_volts": 0.19499999284744263,
  330. "units": "uV",
  331. "source_processor_index": 63,
  332. "recorded_processor_index": 63
  333. }
  334. ]
  335. }
  336. ],
  337. "events": [
  338. {
  339. "folder_name": "Rhythm_FPGA-100.0/TTL_1/",
  340. "channel_name": "Rhythm FPGA source TTL events input",
  341. "description": "TTL Events coming from the hardware source processor \"Rhythm FPGA\"",
  342. "identifier": "sourceevent",
  343. "sample_rate": 30000,
  344. "type": "int16",
  345. "num_channels": 8,
  346. "source_processor": "Rhythm FPGA"
  347. },
  348. {
  349. "folder_name": "Tracking_Port-127.0/BINARY_group_1/",
  350. "channel_name": "Tracking data",
  351. "description": "Tracking data received from Bonsai. x, y, width, height",
  352. "identifier": "external.tracking.rawData",
  353. "sample_rate": 30000,
  354. "type": "uint8",
  355. "num_channels": 1,
  356. "source_processor": "Tracking Port",
  357. "event_metadata": [
  358. {
  359. "name": "Color",
  360. "description": "Tracking source color to be displayed",
  361. "identifier": "channelInfo.extra",
  362. "type": "string",
  363. "length": 15
  364. },
  365. {
  366. "name": "Port",
  367. "description": "Tracking source OSC port",
  368. "identifier": "channelInfo.extra",
  369. "type": "int32",
  370. "length": 1
  371. },
  372. {
  373. "name": "Address",
  374. "description": "Tracking source OSC address",
  375. "identifier": "channelInfo.extra",
  376. "type": "string",
  377. "length": 15
  378. }
  379. ]
  380. },
  381. {
  382. "folder_name": "Tracking_Port-127.0/BINARY_group_2/",
  383. "channel_name": "Tracking data",
  384. "description": "Tracking data received from Bonsai. x, y, width, height",
  385. "identifier": "external.tracking.rawData",
  386. "sample_rate": 30000,
  387. "type": "uint8",
  388. "num_channels": 1,
  389. "source_processor": "Tracking Port",
  390. "event_metadata": [
  391. {
  392. "name": "Color",
  393. "description": "Tracking source color to be displayed",
  394. "identifier": "channelInfo.extra",
  395. "type": "string",
  396. "length": 15
  397. },
  398. {
  399. "name": "Port",
  400. "description": "Tracking source OSC port",
  401. "identifier": "channelInfo.extra",
  402. "type": "int32",
  403. "length": 1
  404. },
  405. {
  406. "name": "Address",
  407. "description": "Tracking source OSC address",
  408. "identifier": "channelInfo.extra",
  409. "type": "string",
  410. "length": 15
  411. }
  412. ]
  413. },
  414. {
  415. "folder_name": "Message_Center-904.0/TEXT_group_1/",
  416. "channel_name": "GUI Messages",
  417. "description": "Messages from the GUI Message Center",
  418. "identifier": "genericevent",
  419. "sample_rate": 30000,
  420. "type": "string",
  421. "num_channels": 1,
  422. "source_processor": "Message Center"
  423. }
  424. ],
  425. "spikes": [
  426. {
  427. "folder_name": "Spike_Viewer-125_124.0/spike_group_1/",
  428. "sample_rate": 30000,
  429. "source_processor": "Spike Detector",
  430. "num_channels": 8,
  431. "pre_peak_samples": 8,
  432. "post_peak_samples": 32,
  433. "channels": [
  434. {
  435. "channel_name": "TT p124.0 n0",
  436. "description": "Tetrode spike data source",
  437. "identifier": "spikesource",
  438. "source_channel_info": [
  439. {
  440. "source_processor_id": 100,
  441. "source_processor_sub_idx": 0,
  442. "source_processor_channel": 0
  443. },
  444. {
  445. "source_processor_id": 100,
  446. "source_processor_sub_idx": 0,
  447. "source_processor_channel": 1
  448. },
  449. {
  450. "source_processor_id": 100,
  451. "source_processor_sub_idx": 0,
  452. "source_processor_channel": 2
  453. },
  454. {
  455. "source_processor_id": 100,
  456. "source_processor_sub_idx": 0,
  457. "source_processor_channel": 3
  458. }
  459. ]
  460. },
  461. {
  462. "channel_name": "TT p124.0 n1",
  463. "description": "Tetrode spike data source",
  464. "identifier": "spikesource",
  465. "source_channel_info": [
  466. {
  467. "source_processor_id": 100,
  468. "source_processor_sub_idx": 0,
  469. "source_processor_channel": 4
  470. },
  471. {
  472. "source_processor_id": 100,
  473. "source_processor_sub_idx": 0,
  474. "source_processor_channel": 5
  475. },
  476. {
  477. "source_processor_id": 100,
  478. "source_processor_sub_idx": 0,
  479. "source_processor_channel": 6
  480. },
  481. {
  482. "source_processor_id": 100,
  483. "source_processor_sub_idx": 0,
  484. "source_processor_channel": 7
  485. }
  486. ]
  487. },
  488. {
  489. "channel_name": "TT p124.0 n2",
  490. "description": "Tetrode spike data source",
  491. "identifier": "spikesource",
  492. "source_channel_info": [
  493. {
  494. "source_processor_id": 100,
  495. "source_processor_sub_idx": 0,
  496. "source_processor_channel": 24
  497. },
  498. {
  499. "source_processor_id": 100,
  500. "source_processor_sub_idx": 0,
  501. "source_processor_channel": 25
  502. },
  503. {
  504. "source_processor_id": 100,
  505. "source_processor_sub_idx": 0,
  506. "source_processor_channel": 26
  507. },
  508. {
  509. "source_processor_id": 100,
  510. "source_processor_sub_idx": 0,
  511. "source_processor_channel": 27
  512. }
  513. ]
  514. },
  515. {
  516. "channel_name": "TT p124.0 n3",
  517. "description": "Tetrode spike data source",
  518. "identifier": "spikesource",
  519. "source_channel_info": [
  520. {
  521. "source_processor_id": 100,
  522. "source_processor_sub_idx": 0,
  523. "source_processor_channel": 28
  524. },
  525. {
  526. "source_processor_id": 100,
  527. "source_processor_sub_idx": 0,
  528. "source_processor_channel": 29
  529. },
  530. {
  531. "source_processor_id": 100,
  532. "source_processor_sub_idx": 0,
  533. "source_processor_channel": 30
  534. },
  535. {
  536. "source_processor_id": 100,
  537. "source_processor_sub_idx": 0,
  538. "source_processor_channel": 31
  539. }
  540. ]
  541. },
  542. {
  543. "channel_name": "TT p124.0 n4",
  544. "description": "Tetrode spike data source",
  545. "identifier": "spikesource",
  546. "source_channel_info": [
  547. {
  548. "source_processor_id": 100,
  549. "source_processor_sub_idx": 0,
  550. "source_processor_channel": 32
  551. },
  552. {
  553. "source_processor_id": 100,
  554. "source_processor_sub_idx": 0,
  555. "source_processor_channel": 33
  556. },
  557. {
  558. "source_processor_id": 100,
  559. "source_processor_sub_idx": 0,
  560. "source_processor_channel": 34
  561. },
  562. {
  563. "source_processor_id": 100,
  564. "source_processor_sub_idx": 0,
  565. "source_processor_channel": 35
  566. }
  567. ]
  568. },
  569. {
  570. "channel_name": "TT p124.0 n5",
  571. "description": "Tetrode spike data source",
  572. "identifier": "spikesource",
  573. "source_channel_info": [
  574. {
  575. "source_processor_id": 100,
  576. "source_processor_sub_idx": 0,
  577. "source_processor_channel": 36
  578. },
  579. {
  580. "source_processor_id": 100,
  581. "source_processor_sub_idx": 0,
  582. "source_processor_channel": 37
  583. },
  584. {
  585. "source_processor_id": 100,
  586. "source_processor_sub_idx": 0,
  587. "source_processor_channel": 38
  588. },
  589. {
  590. "source_processor_id": 100,
  591. "source_processor_sub_idx": 0,
  592. "source_processor_channel": 39
  593. }
  594. ]
  595. },
  596. {
  597. "channel_name": "TT p124.0 n6",
  598. "description": "Tetrode spike data source",
  599. "identifier": "spikesource",
  600. "source_channel_info": [
  601. {
  602. "source_processor_id": 100,
  603. "source_processor_sub_idx": 0,
  604. "source_processor_channel": 56
  605. },
  606. {
  607. "source_processor_id": 100,
  608. "source_processor_sub_idx": 0,
  609. "source_processor_channel": 57
  610. },
  611. {
  612. "source_processor_id": 100,
  613. "source_processor_sub_idx": 0,
  614. "source_processor_channel": 58
  615. },
  616. {
  617. "source_processor_id": 100,
  618. "source_processor_sub_idx": 0,
  619. "source_processor_channel": 59
  620. }
  621. ]
  622. },
  623. {
  624. "channel_name": "TT p124.0 n7",
  625. "description": "Tetrode spike data source",
  626. "identifier": "spikesource",
  627. "source_channel_info": [
  628. {
  629. "source_processor_id": 100,
  630. "source_processor_sub_idx": 0,
  631. "source_processor_channel": 60
  632. },
  633. {
  634. "source_processor_id": 100,
  635. "source_processor_sub_idx": 0,
  636. "source_processor_channel": 61
  637. },
  638. {
  639. "source_processor_id": 100,
  640. "source_processor_sub_idx": 0,
  641. "source_processor_channel": 62
  642. },
  643. {
  644. "source_processor_id": 100,
  645. "source_processor_sub_idx": 0,
  646. "source_processor_channel": 63
  647. }
  648. ]
  649. }
  650. ]
  651. }
  652. ]
  653. }